EASY
Earn 100

 A decoder converts n inputs to __________ outputs.

50% studentsanswered this correctly

Important Questions on Computer System Architecture

MEDIUM
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Which is not the type of Multiplexer in digital logic?
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
 In which operation carry is obtained?
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
To implement full adder total number of NAND/NOR Gates required are ___.
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
The difference between half adder and full adder is __________
MEDIUM
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
 If A, B and C are the inputs of a full adder then the sum is given by __________
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
 Half-adders have a major limitation in that they cannot __
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Which is not the type of De-Multiplexer in digital logic?
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
sum of inputs in half adder is denoted by_______
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
A digital system consists of _____ types of circuits.
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
A demultiplexer is a _____-_ circuit that has only 1 input line and 2^N output lines.
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
. How is an encoder different from a decoder?
MEDIUM
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits

The logic network shown below is

Question Image

EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Device which convert an input device state into a binary representation of ones or zeros is termed as __
MEDIUM
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Total number of inputs in a half adder is __________
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
 If A, B and C are the inputs of a full adder then the sum is given by --
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Decoder circuit can be implemented with __
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Cotyledons are also called-
MEDIUM
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
If A, B and C are the inputs of a full adder then the carry is given by __________
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
choose the types of multiplexers in digital logic.
EASY
Computer Awareness and Information Technology>Computer Organization and Architecture>Computer System Architecture>Arithmetic Circuits
Which of the following are building blocks of encoders?